Electromigration reliability is a key concern for implementation of low dielectric constant ͑low ͒ materials for on-chip interconnects. To address this problem, we have carried out a comparative study of electromigration performance for Al͑0.5 wt% Cu͒ line structures formed with tetraethylorthosilicate ͑TEOS͒-based SiO 2 and a low polymeric dielectric, poly͑arylene ether͒ ͑PAE͒. The test structures consisted of 800 m long single-level line structures with adjacent extrusion monitor lines. Resistometric measurements were performed to measure electromigration lifetime. To supplement lifetime measurements, x-ray diffraction and transmission electron microscopy were used to measure overall grain size and grain orientation distributions, and electron backscattering diffraction was applied to determine local grain orientation and grain boundary characteristics. In addition, scanning electron microscopy was used to examine void morphology. Microstructural analysis has revealed a larger grain size and enhanced ͗111͘ texture in the PAE passivated Al lines compared to TEOS SiO 2 passivated lines. The difference in microstructure is attributed to a high temperature process used to cure the PAE which is absent from the processing of the TEOS SiO 2 samples. The improved electromigration performance can be attributed to the larger grain size and decreased grain misorientation in the PAE passivated lines.
I. INTRODUCTION
The drive to improve the density and performance of integrated circuits will require the implementation of low dielectric constant ͑low ͒ materials to replace the standard oxide interlevel dielectrics for on-chip interconnects. This has generated great interest from the semiconductor industry to develop materials and processing for submicron low interconnects. At this time, various approaches in materials and process integration are being developed for implementation of low dielectrics into multilevel interconnect structures. One of the basic concerns for implementation of low dielectrics is electromigration ͑EM͒ reliability. This has stimulated considerable interest and has led to two recent articles 1, 2 reporting results from electromigration studies of two Al low polymer interconnect structures. In one of these studies, Jeng et al. 1 reported an embedded dielectric integration scheme where the dielectric polymer was used only as spacers to gap fill between closely spaced Al͑Cu͒ lines. This scheme provided an effective approach to improve the interconnect performance by decreasing the lineto-line capacitance. The electromigration lifetime for the embedded structure was found to be comparable to that of the standard tetraethylorthosilicate ͑TEOS͒ SiO 2 interconnect structure, indicating that the gap-filling polymer did not degrade the electromigration performance of multilayered TiN/ Al/TiN interconnects. In a separate study, Wetzel et al. 2 employed a more aggressive approach where both the inter-and intra-level oxides were replaced by a spin-coated polyimide. The electromigration lifetime of the polyimide-coated structure was found to be about an order of magnitude worse than the standard TEOS oxide structure.
We have carried out a comparative study of electromigration for single-level Al͑Cu͒ interconnect structures formed with a low polymer, poly͑arylene ether͒ ͑PAE͒ and TEOS oxide. Similar to the previous studies, single-level interconnect structures were used in this work, although such structures have been shown to be inadequate for assessing electromigration reliability for multilayered interconnects since the line/via interface played an important role in controlling the electromigration lifetime. Nevertheless, results from this study show that the single-level structures provide useful information to understand how implementation of low material affects the electromigration behavior of Al lines, particularly on the effect of grain structures. To ensure a meaningful comparison, both types of line structures had the same linewidth of 0.7 m and were processed under identical conditions, except for the dielectric layer processes. Electromigration test conditions for these structures have been chosen to minimize the joule heating effect because of poor thermal conduction of the low material. The results of this study reveal that the grain microstructure plays an important role in controlling the electromigration lifetime, so a detailed microstructural analysis was performed to account for the observed electromigration behavior. Finally, different failure modes were observed for these two sets of samples which are discussed.
II. SAMPLE PREPARATION AND EXPERIMENTAL PROCEDURE
The samples used for this study were fabricated by SEMATECH as a general-purpose test structure designed for investigation of process integration and reliability of low interconnects. A lifetime test structure was incorporated into the mask set for electromigration studies which consists of 800 m long single-level Al͑0.5 wt% Cu͒ lines connected directly to bond pads for current supply and voltage monitoring. Two Al͑Cu͒ lines adjacent and parallel to the test line were provided as extrusion monitors for detecting electrical shorts caused by hillock formation extending from the test lines to the monitor line during electromigration testing. Both linewidth and line spacing were designed to be 0.7 m. A four point electrical resistance measurement was used to monitor resistance changes during electromigration tests.
A low dielectric, PAE, was chosen for this study to compare with the standard TEOS-based SiO 2 . The TEOS film was deposited at 400°C over the entire wafer to the desired thickness by a plasma enhanced chemical vapor deposition ͑PECVD͒ process. To achieve a target 1 m thick PAE film layer above the level of the metal lines while achieving complete gap fill, a double coating was required. For each of the coatings 10 wt% solids PAE solution was statically dispersed over the 8 in. test wafers, then spread using a low spin speed of about 500 rpm for 15 s followed by a final spin at 2000 rpm for 20 s. Between coatings, a soft bake was carried out at 80 and 275°C for 1 min each to drive out the residual solvent. The final curing of the PAE film was performed in an air ambient with ϳ20% O 2 from room temperature to 425°C for 60 min using a ramp rate of ϳ4°C/min.
Detailed cross-sectional schematics of the two structures are shown in Figs. 1͑a͒ and 1͑b͒ which illustrate the materials used and sample dimensions. All test structures were processed on CVD borophosphosilicate glass ͑BPSG͒-oxidized 8 in. silicon ͑100͒ wafers. First, a blanket layer of the TEOS or PAE was deposited on top of the oxidized substrate to mimic a first-level dielectric structure in a multilevel interconnect structure. A 300 nm capping layer of TEOS was deposited on top of the PAE film to serve as a pad for metal stack deposition as well as an etch stop during metal patterning.
The M1 film was fabricated by sequential deposition of a tri-layer stack consisting of 50 nm Ti, 600 nm Al͑0.5 wt% Cu͒, and 25 nm TiN using direct current ͑dc͒ magnetron sputtering on top of the dielectric. After all layers were deposited, deep-ultraviolet ͑DUV͒ photolithography and reactive ion etching ͑RIE͒ was used to pattern the single-level metal structures. The metal structures were annealed at 400°C for 30 min before the overlying TEOS or PAE dielectric layer was deposited. For TEOS passivated samples, a 800 nm TEOS film was subsequently deposited over the patterned lines by PECVD. For PAE samples, a 1 m PAE film was deposited over the patterned metal and cured. A 300 nm thick layer of PECVD Si 3 N 4 was deposited as the final passivation, which also serves as a moisture barrier for PAEpassivated samples. Additional photolithography and RIE steps were employed to open bond pads for electrical contact ͑wire bonding͒ to the electromigration test structures. After processing was complete, the wafer was sawed into 3.2 mm ϫ5.1 mm test die and wire bonded to a 20 lead ceramic package for package-level electromigration testing.
Lifetime tests were conducted in a package-level electromigration test system. The samples were mounted on a high temperature compatible circuit board and put in a temperature-calibrated oven. During testing, nitrogen gas was continuously purged through the oven where temperature was maintained constant and monitored by a thermocouple mounted on the circuit board. Constant current was passed through each test module continuously and the voltage across the test structure was measured and recorded at 5-15 min intervals. When the resistance increase for one of the test die exceeded 30% of its initial resistance, the system cease's passing current through this specific channel. For this study, lifetime data were collected from 16 TEOS test dies and 15 PAE test dies.
After electromigration testing, the dielectric stacks of either TEOS/Si 3 N 4 or PAE/Si 3 N 4 overlying the patterned metal were removed by reactive ion etching for scanning electron microscopy ͑SEM͒ examination of electromigration damage in the metal lines. Transmission electron microscopy ͑TEM͒ was used to characterize the microstructure of lines. In addition, an electron backscatter diffraction ͑EBSD͒ technique 3, 4 was used to characterize the local grain structure of the submicron lines. For this purpose, a commercial EBSD system manufactured by TexSEM Laboratory Inc. was used which was mounted on a JEOL JSM-840A field emission scanning electron microscope. This instrument recorded the Kikuchi diffraction patterns generated by the elec- tron beam from individual grains in the line structure and grain orientation was determined by analyzing the Kikuchi patterns. Automatic indexing software OIM™ ͑also provided by TexSEM Laboratory Inc.͒ was used to analyze the Kikuchi pattern by first finding the positions of the Kikuchi bands, then solving the pattern to determine the individual lattice orientation. The data for grain orientations were stored in the computer for further statistical analysis. By analyzing the structural characteristics for a sufficient number of grains, the texture and grain boundary geometries can be determined for a group of submicron lines. In this way, the data provided useful information to account for the electromigration behavior observed in this study for submicron lines with bamboo grains.
III. RESULTS AND DISCUSSION

A. Joule heating effect
Current flowing through metal lines increases the local metal temperature due to the Joule heating effect which is proportional to j 2 where is the resistivity and j is the current density. Since most electromigration tests are performed under accelerated conditions ͑i.e., high temperature and high current density͒, Joule heating can reduce electromigration lifetime by increasing the metal temperature and accelerating Al mass transport. Therefore, it is important to choose proper test conditions in order to minimize Joule heating. The temperature increase in metal lines caused by Joule heating is determined by how effectively heat can be dissipated through the metal structure as well as the surrounding dielectric media. For standard interconnects with SiO 2 inter-level dielectric, heat can be effectively dissipated so that the temperature increase due to joule heating is usually negligible for current densities less than 10 6 A/cm 2 . In comparison, PAE has a thermal conductivity of ϳ0.24 W/ m K, which is about five times smaller than TEOS SiO 2 ͑1.1-1.2 W/m K, depending on the deposition method͒. 5 Thus, Joule heating is more of a concern for low materials and its impact on reliability testing must be well characterized. Joule heating characterization of PAE was carried out by measuring the resistance increases of TEOS oxide and PAE passivated lines as a function of current density before electromigration testing. The results are plotted in Fig. 2 which reveals a quadratic increase in normalized resistance ͑resistance divided by the initial resistance measured at low current density͒ versus current. The figure indicates that with increasing current, the PAE passivated lines have a significantly higher resistance increase. Normalized resistance, R/R 0 , as a function of current density can be converted to a corresponding temperature increase using the following equation:
where ⌬T is the temperature rise due to Joule heating, and ␣ is the thermal coefficient of resistivity ͑TCR͒. The value of ␣ for Al͑0.5 wt% Cu͒ has been determined to be 0.004/°C. Temperature increases due to Joule heating for PAE versus TEOS SiO 2 were calculated for four current densities and the results are summarized in Table I . The temperature difference between TEOS oxide and PAE passivated lines can be as high as 27°C at a current density of 4ϫ10 6 A/cm 2 . Testing at such a high current density would not allow a valid comparison between the dielectric materials since the PAE passivated lines would be subjected to a higher than intended test temperature. For this study, a current density of 10 6 A/cm 2 was used to minimize Joule heating.
B. Lifetime measurement
Resistometric measurements were carried out to measure electromigration lifetime. Typical changes observed in the normalized resistance as a function of stressing time are shown in Figs. 3͑a͒ and 3͑b͒ for TEOS and PAE passivated lines, respectively. With the onset of void formation caused by local depletion of Al, the resistance of the line structure begins increasing. Significant differences were observed in the resistance changes versus EM testing time for TEOS oxide and PAE passivated lines. For TEOS lines, the initial resistance increase was gradual, which is not seen clearly in Fig. 3͑a͒ . The resistance was observed to jump to ϳ5% after 750 h of stressing and continued to increase to the 30% resistance increase failure limit. For most PAE samples, the resistance versus time behavior exhibited step-like jogs until the overall resistance increase reached 30%. For the TEOS samples, this usually took less than 20% of the total stressing time from the onset of resistance increase to failure at 30% resistance increase. In contrast, the resistance of the PAE passivated lines was observed to increase suddenly by 10%, then drop to the original value ͓Fig. 3͑b͔͒. This process repeated itself several times during electromigration testing until the 30% failure criteria was reached. The time between the onset of the resistance increase to the 30% failure criteria can take 700 h, which is ϳ50% of the total stressing time and considerably longer than the TEOS oxide sample. For most PAE passivated lines, the first resistance jump can range from 2% to as high as 20% of the original value. The resistance changes observed for TEOS and PAE passivated lines suggest different failure modes occurring during EM tests. This possibility was examined using SEM and confirmed; the SEM results are discussed in Sec. D. For lifetime tests, a failure criterion for judging the lifetime of Al lines is usually defined to be 5% or 10% resistance increase. To compare the lifetime of TEOS oxide or PAE passivated lines, it is difficult to set a strict criterion because of the sudden and erratic resistance jumps observed with PAE passivated lines. For simplicity, the criterion used in this work is taken to be the onset of resistance increase for both TEOS and PAE passivated lines, which probably underestimates the lifetime of the PAE passivated lines. Since the lifetime of metal lines usually follows a lognormal distribution, we have plotted the time to failure distributions of TEOS oxide and PAE passivated lines obtained at 248°C in lognormal plots shown in Figs. 4͑a͒ and 4͑b͒ , respectively. For this test, the results for both test structures seemed to follow the lognormal distributions where a longer lifetime, 910 h, and a smaller standard deviation of 0.12 were observed for PAE passivated lines as compared to 700 h and 0.146, respectively, for TEOS passivated lines. The lifetimes and the standard deviations have been measured at 227, 248, and 262°C for TEOS and PAE and the results are summarized in Table II . The activation energies derived from the lifetimes are 0.88 and 0.93 eV for TEOS and PAE lines, respectively. The overall results obtained in this study show a reasonably good electromigration performance for low materials. In light of previously published work, it is important to understand why PAE passivated lines have a longer lifetime and a smaller standard deviation than the TEOS oxide counterparts. For this purpose, microstructural analyses were performed in order to clarify the role of grain structure in affecting electromigration behavior.
C. Microstructural analysis of Al"Cu… lines
Both TEOS and PAE test structures had identical metallization stacks consisting of Al͑0.5 wt% Cu͒, an underlying Ti adhesion layer, and a TiN antireflection top layer which were deposited, patterned, etched, and annealed under identical conditions. However, for PAE test structures, an additional high temperature step at 425°C for 60 min was used to cure the PAE after it was spin coated onto the patterned metal. This temperature ͑Ͼ2/3 of the absolute melting temperature for Al͒ is high enough to induce additional grain growth which can be an important factor contributing to increased electromigration lifetime as observed in the PAE samples.
Transmission electron microscopy ͑TEM͒ was used to observe the grain structure of the 0. Another microstructural parameter which can strongly impact the electromigration behavior of Al͑Cu͒ lines is the grain texture in the lines. It has been reported that an increase in grain texture can substantially improve the electromigration median lifetime. 6, 7 In the previous studies, x-ray diffraction pole figures were used to characterize the grain texture of the Al͑Cu͒ lines. The texture information obtained by the x-ray technique typically represents an average over several square millimeters on the sample where the orientation distribution of one set of crystal planes with respect to the specimen axis can be measured for several thousand grains. This macro-textural information is sufficient to provide an assessment of the overall film quality. However, the orientations of individual grains, particularly those adjacent to atomic flux divergence junctions where electromigration damages occur, cannot be determined by an averaging measurement performed over thousands of grains. In contrast, the electron backscatter diffraction ͑EBSD͒ method focuses on a single grain to determine its orientation relative to neighboring grains. 3 In addition, it has been shown that void or hillock formation is very sensitive to local grain orientation. [8] [9] [10] We have applied the EBSD technique in addition to x-ray diffraction to analyze overall grain structure of the submicron lines as well as to determine local grain orientation effects as they relate to electromigration void formation.
The grain orientations of 100 bamboo grains along a 0.7 m wide line for both TEOS oxide and PAE passivated samples were determined using the EBSD technique. The distributions of grain orientation are plotted in Figs. 7͑a͒ and 7͑b͒ as inverse pole figures for TEOS oxide and PAE passivated lines, respectively. Preferred grain orientations were found in both cases. Assuming 100 equal-area grains for each case, the orientation distribution function ͑ODF͒ was calculated using a binning procedure for discrete orientation measurement. 11 The one-dimensional ͗111͘ pole plots can be calculated from the ODFs and are shown in Figs. 8͑a͒ and 8͑b͒ for TEOS oxide and PAE passivated lines, respectively. The results show a statistically significant difference in the intensity distributions where an enhanced ͗111͘ texture was found in the PAE passivated lines. In addition, the microtex- ture of TEOS oxide passivated lines showed a near but not exact ͗111͘ fiber texture. For these lines, the near ͗111͘ fiber texture as determined from the ͗111͘ intensity distribution is not in the sample normal direction but is symmetrically distributed with a maximum value at an angle of about 7°off the sample normal. It is interesting to note that the TEOS oxide and PAE test structures show different grain textures even though they were processed using identical metal processing conditions. We have attributed the more pronounced texture in the PAE test structures to the 425°C curing step, although another study has reported that the texture of a thin film is established during deposition and can only be slightly enhanced by subsequent annealing. 12 The stronger ͗111͘ texture can lead to improved electromigration resistance for the PAE test structure which will be discussed later.
Besides the microtexture information, the EBSD technique was used to analyze grain boundary geometry between neighboring grains in the test line structures. For this analysis, an assumption was made that all boundaries are aligned normal to the plane of the film so that a two-dimensional view of the grain boundary can be used to represent the three-dimensional structure. We expect this to be a valid assumption for line structures studied here which have a very strong ͗111͘ texture where most of the grains differ from each other only by a rotation. In this case, most of the grain boundaries between adjacent ͕111͖ grains can be described as tilt boundaries with a tilt axis normal to the film plane. We show later that they can be further quantified as coincident site lattice ͑CSL͒ boundaries with special characteristics. 13 There are many ways to represent the grain boundary structure distribution and for this study two methods were chosen for their simplicity. The misorientation angles between 100 consecutive bamboo grains were calculated and plotted in a histogram graph known as a Mackenzie plot. 14 Figure 9 shows the misorientation angle distributions for 100 continuously connected Al bamboo grains passivated by TEOS oxide or PAE. It is known that low angle boundaries ͑Ͻ10°͒ are characterized by low interfacial energy and slow diffusion paths compared to random grain boundaries. [15] [16] [17] [18] At first glance, TEOS passivated lines show a larger fraction of low angle grain boundaries which implies better electromigration resistance. However, there is a special type of grain boundary called the CSL boundary 19 which can be found and has special characteristics. The presence of CSL boundaries between two neighboring grains indicates an ordered lattice structure in the boundary where every nth atom in both grains occupies an equivalent lattice site, thus called the ⌺n coincident site lattice boundary. In this way, the atoms ''fit better together'' at the CSL boundaries and form special low energy boundaries which have a low grain boundary diffusivity compared to random boundaries. 16, 19, 20 In this study, we have applied Brandon's criterion 13 to quantify the CSL-type boundaries in the metal lines. Figure 10 summarizes the boundaries identified as CSL-type boundaries for both TEOS oxide and PAE passivated lines up to the ⌺21a type. Interestingly, almost all the grain boundaries in PAE passivated lines can be identified to be CSL-type boundaries. The ⌺1-type boundaries correspond to the low angle boundaries described in the Mackenzie plot and the distributions are consistent with the results in Fig. 9 . The tilt angles relative to the ͓111͔ rotation axis for ⌺3, ⌺7, ⌺13b, and ⌺19b CSL-type grain boundaries are 60°, 38.2°, 27.8°, and 46.8°, respectively. 4 All these boundaries have high angle misorientations, although the atomic orders of these CSL boundaries make them low energy boundaries. Compared with the TEOS oxide test structures, the PAE test lines had a large fraction of the grain boundaries classified as special low energy boundaries and diffusion along such boundaries will be slower than non-CSL-type boundaries.
Overall, the microstructural analysis shows a larger grain size and enhanced ͗111͘ texture with predominant CSL-type boundaries in the PAE passivated Al lines. This might be due to the additional high temperature process used to cure the passivation polymer. Texture impacts the characteristics of the grain boundaries and interfaces which control mass transport during electromigration. A weaker texture has more neighboring ''fast'' diffusivity grain boundaries and interfaces, which give rise to more atomic flux divergence sites for mass transport and a faster rate of damage accumulation. In bamboo grain structures, voids usually occur at flux divergence sites such as the grain boundaries and line edge intersections. Mass transport driven by the electric current is faster through the grain boundary due to a lower activation energy ͑0.5-0.7 eV for Al grain boundary diffusion 21 as compared to 0.9-1.0 eV for Al interfacial diffusion 22 the incoming flux is smaller than the outgoing flux which includes an extra grain boundary diffusion path. Depending on the orientation and diffusivity of the grain boundary relative to the interface, a void can form along the grain boundary or the interface and impacts the electromigration lifetime differently. For the PAE line structures which have longer bamboo grains and a large fraction of low-diffusivity CSL boundaries, there is less chance for flux divergence to occur at the grain boundary/line edge intersections. This can explain the longer electromigration lifetime of the PAE line structures compared to the TEOS oxide structures.
D. Failure modes
Electromigration induced damage in TEOS oxide and PAE passivated lines was examined using SEM after electromigration testing. The resistance change corresponding to each test line along with the observed damage sites is shown in Figs. 12, 13, and 14.
A stepwise resistance increase was found in the TEOS oxide passivated lines, although the reason for the sudden resistance drop after 500 h of testing is unknown ͓Fig. 12͑a͔͒. After the lifetime test, three voids were found in this 800 m long line as shown in Fig. 12͑b͒ where the voids were found to be randomly distributed, i.e., there was no preferred location along the line length direction. Most of the voids expanded laterally until spanning the entire line. Similar void features were observed in all the TEOS oxide passivated lines, which is consistent with observations reported in numerous publications regarding electromigration voiding in TEOS oxide passivated bamboo lines. Overall, the voids assumed the shape of a single bamboo grain as shown in the TEM micrograph of Fig. 5͑a͒ . The orientations of the grains neighboring the voids were identified using EBSD. Results show that voids are surrounded by grains with different lattice orientations. This indicates that those are most probably intergranular voids initiated at grain boundaries and not transgranular voids existing within a single grain. Almost no hillocks were observed for the TEOS oxide passivated lines.
For PAE samples, most of the final failures occurred at or after 30% resistance increase. As mentioned earlier, resistance jitters or oscillations usually occurred before the final failure or termination of the test ͓Fig. 13͑a͔͒. The damage sites were examined using SEM after lifetime testing and the results have been correlated to features in the resistance plots. A majority of voids found had nonfatal ͑i.e., did not open the line͒ slit-like shapes along the metal line edges ͓Fig. 13͑b͔͒ which were quite different from the intergranular slit void geometry observed in the TEOS oxide passivated lines. Densely packed edge voids were observed in a 20 m line segment as shown in Fig. 13͑c͒ . A hillock spanning the gap between the test line and the extrusion monitor line can be clearly observed in Fig. 13͑d͒ . The fatal damage area ͓Fig. 13͑d͔͒ included not only the test line but also the neighboring lines.
Resistance oscillations during EM tests have been investigated by Shingubara et al. 24 in AlCu oxide line structures. From the linewidth and current density dependence observed, these authors attributed the oscillations to local formation and healing of voids at flux divergent sites, predominantly at grain boundary triple points. Interestingly, resistance oscillations were rarely observed in line structures with bamboo grains, which is consistent with our observations for the TEOS passivated lines but not for the PAE passivated lines. To investigate this problem further, testing of several samples was terminated after the first resistance jump occurred and samples were examined. At that point, only edge voids were found along the line edges and no intergranular voids or hillocks were observed. Using EBSD techniques, most of the sidewall voids were identified to be within a single grain, although a few voids were found to extend across several bamboo grains. These results suggest that the resistance oscillations observed in PAE passivated lines with bamboo grains can be related to formation and healing of voids formed along the sidewalls of the Al lines since such voids are nonfatal and can be healed. In contrast, most of the voids formed in TEOS passivated lines are intergranular; once formed the local current crowding and Joule heating will accelerate further growth of the void with little probability for healing to occur, which explains why resistance oscillations were not observed.
Another unusual characteristic of resistance results for PAE passivated lines is shown in Fig. 14͑a͒ . The voltage across the test line which was measured during testing suddenly dropped to zero after the initial resistance increase. When the voltage dropped to zero, the extrusion monitor line next to the test line detected the signal and the time and voltage signal were recorded by the computer. This implies that fatal damage was induced by hillock growth causing the test line to short to the neighboring extrusion monitor lines. This was confirmed by the SEM micrograph showing hillock formation along the test line ͓Fig. 14͑b͔͒. Again, the initial resistance increase is believed to be caused by sidewall void formation ͓Fig. 14͑c͔͒.
Resistance increases or decreases exceeding a certain percentage are both considered to be fatal to devices. Most of the voids occurring in PAE passivated lines tend to grow lengthwise along the line edges instead of laterally spanning the linewidth. A line can narrow from one or both sides due to sidewall void formation, which will cause a resistance increase but need not be significant as to terminate the lifetime testing. Eventually, the fatal failure occurs as the hillock grows large enough to contact a neighboring line. In this case, the current can be redirected to the neighboring line through the new ''bridge,'' which can change the localized Joule heating characteristics significantly, depending on the size and geometry of the contact area. If the current density through the bridge is high enough to induce significant localized Joule heating, the metal can melt and deplete to cause an open circuit ͓Fig. 14͑a͔͒. When the current is completely redirected to a neighboring line, the voltage across the test line can drop to zero ͓Fig. 14͑a͔͒, leading to a complete failure of the line.
Electromigration failure induced by hillock extrusion is a distinct characteristic of PAE passivated lines. For TEOS oxide passivated lines, EM failures are usually caused by formation of voids spanning the entire linewidth and hillocks are rarely observed. In contrast, a number of edge voids can occur without causing a failure of the PAE passivated line, although a single short to neighboring lines due to hillock growth can be fatal. This can be attributed to the much weaker mechanical strength of polymer dielectrics more than the TEOS-based oxide, which does not provide sufficient rigidity and strength to restrict hillock growth. Consequently, EM failure by hillock extrusion can become a major concern for Al low polymer interconnect structures.
IV. CONCLUSION
Electromigration lifetime tests have been used to characterize the reliability of TEOS oxide and PAE passivated metal lines. Metal lines passivated with PAE showed a longer lifetime with a smaller standard deviation as compared to the TEOS passivated lines. X-ray diffraction and TEM have been applied to measure the overall grain size and orientation distribution. Electron backscattering diffraction was found to be very useful for measuring local grain orientation and grain boundary characteristics. Microstructural analysis shows a larger grain size and enhanced ͗111͘ texture in the PAE passivated Al lines compared to TEOS SiO 2 passivated lines. This difference may be attributed to the additional high temperature process used to cure the passivation polymer. The improved electromigration performance can be attributed to the larger grain size and decreased grain misorientation observed in the PAE passivated lines. Further studies are required to understand how grain microstructure gives rise to void morphology and improved electromigration performance for PAE line structures. In addition, the structures used for electromigration testing are long singlelevel metal lines which are not adequate for assessing electromigration reliability for multilevel on-chip interconnects. Nevertheless, there are substantial results from this study to suggest that polymeric low dielectrics can be promising candidates for future technology generations of interconnects. the Materials Analysis Group at SEMATECH, Austin, TX, for carrying out the TEM work used in this study.
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